Skip to main content
Skip to secondary navigation
Stanford University
(link is external)
Stanford
Nanoelectronics Lab
Search this site
Submit Search
Menu
Home
People
Group Photos
Research
Atomistic Modeling of Oxide Semiconductors
BioFET Monolithic Integration
Carbon Nanotube Field-Effect Transistors
Complementary Gain Cell and Interface Engineering
Dendrite-Inspired Multi-Gate FeFET for Spatiotemporal Sequence Discrimination in 3D Neuromorphic Systems
Miniaturized Wireless Bioelectronics for Sensing
Modeling and Characterization of Oxide Semiconductor Field-Effect Transistors (OSFETs)
Phase Change Memory and 3D DRAM
News
Downloads
VS-CNFET Model
Stanford RRAM Model
CMOS Technology Scaling Trend
Device-to-System Performance Evaluation Tool
Schottky CNFET Model
Stanford CNFET Model
Stanford CNFET Model - HSPICE
Stanford CNFET Model - Verilog A
Stanford III-V Model
Stanford III-V Model
Stanford Memory Trends
Technology Integration Trend
Publications
Contact Us
Stanford CNFET Model - HSPICE
Main navigation
Skip Secondary Navigation
Secondary Navigation
VS-CNFET Model
Stanford RRAM Model
CMOS Technology Scaling Trend
Device-to-System Performance Evaluation Tool
Schottky CNFET Model
Stanford CNFET Model
Stanford CNFET Model - HSPICE
Stanford CNFET Model - Verilog A
Stanford III-V Model
Stanford Memory Trends
Technology Integration Trend
Main content start
Stanford CNFET Model.zip
Google Form
Loading
Back to Top