Skip to main content
Skip to secondary navigation
Stanford University
(link is external)
Stanford
Nanoelectronics Lab
Search this site
Submit Search
Menu
Home
People
Group Photos
Research
Brain-inspired Computing
Chip-in-Cell Biosensor
Nanoelectronic Devices
Novel Memory and Storage Devices
Self-Assembly for Nanoelectronics
News
Downloads
VS-CNFET Model
Stanford RRAM Model
CMOS Technology Scaling Trend
Device-to-System Performance Evaluation Tool
Schottky CNFET Model
Stanford CNFET Model
Stanford CNFET Model - HSPICE
Stanford CNFET Model - Verilog A
Stanford III-V Model
Stanford III-V Model
Stanford Memory Trends
Technology Integration Trend
Publications
Contact Us
Stanford CNFET Model - HSPICE
Main navigation
Skip to main content
Secondary Navigation
VS-CNFET Model
Stanford RRAM Model
CMOS Technology Scaling Trend
Device-to-System Performance Evaluation Tool
Schottky CNFET Model
Stanford CNFET Model
Stanford CNFET Model - HSPICE
Stanford CNFET Model - Verilog A
Stanford III-V Model
Stanford Memory Trends
Technology Integration Trend
Main content start
Stanford CNFET Model.zip
Google Form
Loading
Back to Top