Stanford University CNFET Model

Note: A newer version of CNFET compact model, VS-CNFET model, is available HERE, which includes data-calibrated metal-to-CNT contact resistance and direct source-to-drain tunneling current, suitable for the study of ultra-scaled CNFETs (e.g. 5-nm technology node).

The Stanford University CNFET Model is a SPICE-compatible compact model which describes enhancement-mode, unipolar MOSFETs with semiconducting single-walled carbon nanotubes as channels. Each device may have one or more carbon nanotubes with user-specified chirality, and the effects of channel length scaling can be accurately modeled down to 20nm. The model is based on a quasi-ballistic transport picture and includes an accurate description of the capacitor network in a CNFET. It accounts for several practical non-idealities, including the scattering of carriers due to the acoustic and optical phonons in the nanotubes, the parasitic capacitance between the gate and the source/drain formed by multiple 1D nanotubes, the gate-to-gate and gate-to-contact-plug capacitances, the charge screening among the adjacent nanotubes, the access resistance of the source/drain extension regions, the Schottky-barrier resistance at the metal-nanotube contact interfaces, and the band-to-band leakage current. The model has been used to perform circuit-performance comparison with the standard digital library cells between CMOS random logic and CNFET random logic. In addition, by including a full transcapacitance network, it also produces better predictions of the dynamic performance and transient response. The CNFET model can be instantiated directly in SPICE netlists to explore the impacts of CNFETs on the circuit performance. It is an accurate and handy tool for design exploration and verification of CNT circuits.

Note: HSPICE v2.2.1 is the recommended Model Package.

Downloads

Click HERE to download the HSPICE version of the CNFET model.

Click HERE to download the Verilog A version of the CNFET model.

Contact

Chi-Shuen Lee - chishuen [at] stanford [dot] edu

Contributors

Jie Deng, Albert Lin, Gordon Wan

Related Publications

J. Deng, H.-S. P. Wong, A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application - Part I: Model of the Intrinsic Channel Region, IEEE Trans. Electron Devices, vol 54, pp. 3186-3194, 2007.

J. Deng, H.-S. P. Wong, A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application - Part II: Full Device Model and Circuit Performance Benchmarking, IEEE Trans. Electron Devices, vol. 54, pp. 3195-3205, 2007.

J. Deng, H.-S. P. Wong, Modeling and Analysis of Planar Gate Capacitance for 1-D FET with Multiple Cylindrical Conducting Channels, IEEE Trans. Electron Devices, vol. 54, pp. 2377-2385, 2007.

Examples of analyses using the Stanford CNFET SPICE Model

N. Patil, J. Deng, S. Mitra and H.-S. P. Wong, Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits, IEEE Transactions on Nanotechnology, vol.8, no.1, pp.37-45, Jan. 2009

J. Zhang, A. Lin, N. Patil, H. Wei, L. Wei, H.-S.P. Wong, and S. Mitra, Carbon Nanotube Robust Digital VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, no.4, pp.453-471, April 2012.

Last modified Wed, 27 Nov, 2019 at 14:26